发明名称 Digital trigger filter for a real time digital oscilloscope
摘要 A real time DSO is equipped with a Digital Trigger Filter that performs high frequency rejection, low frequency rejection, AC and DC triggering. The Digital Trigger Filter includes first and second digitally implemented IIR (Infinite Input Response) Filters. A digitized Conditioned Input Signal is applied to the first IIR Filter. It has taps that provide the Trigger Signal outputs needed for high and low frequency rejection. The high frequency rejection output of the first ER Filter is essentially a low pass output (3 dB down at 50 KHz) and is also used as the digital input to the second IIR Filter, whose output is a much more aggressive suppression of high frequencies (3 dB down at 50 Hz). The AC Trigger Signal output is produced by subtracting the output of the second IIR filter from the original input to the entire Digital Trigger Filter, and the DC Trigger Signal output is simply the same as that original input. A MUX selects which Trigger Signal is applied to a Digital Trigger Comparator.
申请公布号 US2006074607(A1) 申请公布日期 2006.04.06
申请号 US20040952311 申请日期 2004.09.28
申请人 WELLER DENNIS J 发明人 WELLER DENNIS J.
分类号 G06F15/00 主分类号 G06F15/00
代理机构 代理人
主权项
地址