发明名称 |
Data synchronization arrangement |
摘要 |
The data synchronization device uses a buffer memory (12) with a defined limited number of memory locations, associated with a write-in selection multiplexer (10) and a read-out selection multiplexer (14), for write-in and read-out of data to and from the memory locations. The write-in selection multiplexer and the read-out selection multiplexer are operated in synchronization with a clock (WR-CLOCK) of a first clock region and a clock (RD-CLOCK) of a second clock region respectively, using a write-in selection shift register (16) and a read-out selection shift register (18). |
申请公布号 |
EP1575206(A3) |
申请公布日期 |
2006.04.05 |
申请号 |
EP20050004796 |
申请日期 |
2005.03.04 |
申请人 |
TEXAS INSTRUMENTS DEUTSCHLAND GMBH |
发明人 |
REICHEL, NORBERT;GOLLER, JOERG |
分类号 |
H04L7/00;G06F1/12;G06F5/00;G06F5/06;G06F5/10;G06F13/40 |
主分类号 |
H04L7/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|