发明名称 Test apparatus and test method
摘要 A test apparatus for testing switching speed of a circuit, which includes a pre-stage logic element outputting a first or second level voltage and a post-stage logic element to which the output signal of the pre-stage logic element is input, is provided, wherein the post-stage logic element includes the post-stage FET, a gate terminal of which the output signal is input to, for outputting a different level of voltage according to the case that the output signal voltage is higher or lower than a predetermined threshold voltage, and the test apparatus includes a threshold voltage setting unit for setting a threshold voltage of a post-stage field effect transistor (FET) to be different from that in a normal operation by setting a substrate voltage of the post-stage FET to have a value different from that in the normal operation of the circuit; a delay time measuring unit for measuring a delay time of the circuit to which the threshold voltage different from that in the normal operation is set; and an error detecting unit for detecting an error in switching speed of the circuit based on the delay time.
申请公布号 US7023233(B1) 申请公布日期 2006.04.04
申请号 US20040992988 申请日期 2004.11.19
申请人 ADVANTEST CORPORATION 发明人 FURUKAWA YASUO
分类号 G01R31/26 主分类号 G01R31/26
代理机构 代理人
主权项
地址