发明名称 High voltage tolerant power up detector
摘要 A high voltage tolerant ("HVT") power up detector. The HVT power up detector includes a voltage detector circuit coupled to a high voltage tolerant transistor ("HVTT"). The voltage detector circuit determines when a voltage supply is above a threshold logic level voltage. The HVTT has a gate coupled to receive a logic level voltage and a source and a drain to couple between the voltage supply and the voltage detector circuit. The HVTT shelters the voltage detector circuit from voltages above the logic level voltage when the voltage supply exceeds the logic level voltage.
申请公布号 US7023248(B2) 申请公布日期 2006.04.04
申请号 US20040856261 申请日期 2004.05.27
申请人 INTEL CORPORATION 发明人 OTT PATRICK J.
分类号 H03L7/00;H03K17/0814;H03K17/10;H03K17/22 主分类号 H03L7/00
代理机构 代理人
主权项
地址