| 摘要 |
<p>The gates of each pair of second transistors receive a pair of delayed timing signals whose rising and falling edges are adjacent to each other, respectively, and gradually discharge the charges at a first node pre-charged to a first power supply voltage. The discharge speed varies depending on the threshold voltage, operating temperature, and power supply voltage of the transistors. A plurality of detection circuits operates at timings different from each other to detect the voltage at the first node as logic values. A selector selects any one of the second timing signals depending on a detection result provided by the detection circuit. An internal circuit operates in synchronization with the second timing signal selected. Accordingly, the operation timing of the internal circuit can be optimally adjusted in response to a change in operating environments. This allows the improvement in operation margin of the semiconductor integrated circuit.</p> |
