| 摘要 |
We describe and claim an error detecting memory module and method. The module comprises a plurality of memory devices, each memory device to receive an address signal and a command signal from a memory controller, and to detect an error in the address and command signals responsive to an input parity signal. In an embodiment, each memory device is adapted to provide an output parity signal to the memory controller responsive to the detection.
|
