Method to mitigate performance turnaround in a bidirectional interconnect

摘要

A memory controller is disclosed. The memory controller includes a mechanism to perform a first command to transition an interface coupled between the memory controller and to facilitate a memory write and to perform a second command to immediately write data to the memory device a predetermined period after performing the command to transition the interface.