摘要 |
In general, in one aspect, the disclosure describes a method that includes receiving execution instructions at a processor including multiple programmable processing cores integrated on a single die, selecting subset of at least one of the cores, and loading at least a portion of the execution instructions to the subset of cores while at least one of the other cores continues to process received packets.
|