发明名称 Semiconductor memory device having easily redesigned memory capacity
摘要 Sub-blocks SBA 0 -SBA 3 , SBB 0 -SBB 3 , SBC 0 -SBC 3 , SBD 0 -SBD 3 respectively form four groups. In each group, a refresh end signal REF_END is successively transferred to the next sub-block. Therefore, when a refresh counter of the number of bits corresponding to the number of word lines present in a sub-block is provided in a central control circuit, a memory capacity can easily be redesigned by changing the number of sub-blocks and changing a group configuration of sub-blocks. As a result, there can be provided a memory core for embedded memory in which a memory capacity can easily be changed and a refresh control-related circuitry can easily be changed.
申请公布号 US7009906(B2) 申请公布日期 2006.03.07
申请号 US20030721999 申请日期 2003.11.26
申请人 RENESAS TECHNOLOGY CORP. 发明人 WATANABE NAOYA
分类号 G11C8/00;G11C11/406;G11C8/12;G11C11/401 主分类号 G11C8/00
代理机构 代理人
主权项
地址