摘要 |
A step response of a clock synchronous circuit including a bandwidth restriction effect of a transmission path is extracted from circuit data on a simulation subject. A second discrete time model is generated by applying the response function to a first discrete time model generated from the circuit data. Using the second discrete time model, clock edge timing and an effective signal value of a signal input to/output from the clock synchronous circuit at this timing are calculated for simulation execution. Analogically accurate simulation of a circuit operation around a sampling edge of a clock enables precise simulation with a minimum calculation in a short time. Accordingly, the invention can provide an accurate simulation method for accurately modeling an analog operation of a signal transmission circuit that inputs and outputs a high-speed signal, to calculate in a short time.
|