发明名称 |
Semiconductor device having automatic controlled delay circuit and method therefor |
摘要 |
An automatic controlled delay circuit for use in a semiconductor memory device capable of detecting and adjusting a variation in delay with PVT variation delays a wordline activating signal by a predetermined time period and outputs the same as a bitline sense amplifier activating signal. The delay circuit is implemented with a plurality of delay blocks that are connected serially. The semiconductor device comprises a delay pulse signal generating block for generating a plurality of delayed pulse signals, each of which has different delay values at a time point at which the wordline activating signal is activated using an internal clock; a signal detecting block for detecting an activation time point of the bitline sense amplifier activating signal to generate a detected pulse signal; and a delay amount adjusting block for comparing the plurality of delayed pulse signals with the detected pulse signal to control the plurality of delay blocks.
|
申请公布号 |
US7002857(B2) |
申请公布日期 |
2006.02.21 |
申请号 |
US20040879339 |
申请日期 |
2004.06.28 |
申请人 |
HYNIX SEMICONDUCTOR, INC. |
发明人 |
KANG CHANG-SEOK |
分类号 |
G11C7/00;G11C8/00;G11C7/06;G11C7/22;G11C11/4076 |
主分类号 |
G11C7/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|