发明名称 |
Phase detector for a programmable clock synchronizer |
摘要 |
A phase detector in a programmable clock synchronizer for effectuating data transfer between first circuitry disposed in a first clock domain that is clocked with a first clock signal and second circuitry disposed in a second clock domain that is clocked with a second clock signal. The phase detector includes means for sampling the second clock signal with the first clock signal to generate a sampled clock signal. By tracking movement in a predetermined transition in the sampled clock signal, the phase detector is operable to determine the phase difference between the first and second clock signals.
|
申请公布号 |
US7002376(B2) |
申请公布日期 |
2006.02.21 |
申请号 |
US20050034152 |
申请日期 |
2005.01.12 |
申请人 |
HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. |
发明人 |
ADKISSON RICHARD W. |
分类号 |
H03D13/00;G06F1/10;G06F1/12;H03L7/00;H04L7/00;H04L7/02 |
主分类号 |
H03D13/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|