发明名称 |
SUB-RANGING PIPELINED CHARGE-DOMAIN ANALOG-TO-DIGITAL CONVERTER WITH IMPROVED RESOLUTION AND REDUCED POWER CONSUMPTION |
摘要 |
<p>A pipelined analog-to-digital converter in which signal value samples are represented differentially by pairs of charges and which uses charge-coupled-devices (CCDs) for delay and arithmetic operations on the charges is presented. In the pipeline, each successive stage resolves an equal or smaller charge difference. After a certain number of pipeline stages, the common-mode component of the signal-charge pair is reduced. The pipeline stages following this common-mode-charge reduction stage have a reduced charge capacity and size, allowing more sensitive charge comparison. The result is improved A/D converter resolution and reduced power consumption.</p> |
申请公布号 |
WO2006016947(A1) |
申请公布日期 |
2006.02.16 |
申请号 |
WO2005US19747 |
申请日期 |
2005.06.03 |
申请人 |
MASSACHUSETTS INSTITUTE OF TECHNOLOGY;ANTHONY, MICHAEL, P. |
发明人 |
ANTHONY, MICHAEL, P. |
分类号 |
H03M1/06;H03M1/12;H03M1/14;H03M1/44;(IPC1-7):H03M1/12;H03M1/34;H03M1/38 |
主分类号 |
H03M1/06 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|