发明名称 Semiconductor device
摘要 Over a memory cell array region of a static RAM (random access memory), dummy wire patterns are formed such that each dummy wire pattern covers 2x2 horizontally and vertically-adjacent intersection points of word lines and bit lines, and horizontally-running wire channels and vertically-running wire channels are formed between the dummy wire patterns in a lattice configuration. Then, a signal line is automatically arranged to extend through any of the wire channels. The dummy wire patterns are provided in a layer lying on the word lines, and the signal line is provided as a metal line extending in the same layer as that of the dummy wire patterns.
申请公布号 US2006028852(A1) 申请公布日期 2006.02.09
申请号 US20050190854 申请日期 2005.07.28
申请人 MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. 发明人 SATOMI KATSUJI
分类号 G11C5/06 主分类号 G11C5/06
代理机构 代理人
主权项
地址