发明名称 Pattern matching architecture
摘要 A pattern matching unit includes a selection unit to divide an input datum and one or more reference templates into input bit-fields corresponding reference bit-fields, respectively. The number of bits in the input and reference bit-fields is programmable. A distance unit is also included to determine one or more distance measures between the input bit-fields and the corresponding reference bit-fields. The distance measures associated with reference bit-fields are combined into one or more net distance measures corresponding to the one or more reference templates.
申请公布号 US2006026413(A1) 申请公布日期 2006.02.02
申请号 US20040903501 申请日期 2004.07.30
申请人 RAMKUMAR PERAMACHANAHALLI S 发明人 RAMKUMAR PERAMACHANAHALLI S.
分类号 G06F7/24 主分类号 G06F7/24
代理机构 代理人
主权项
地址
您可能感兴趣的专利