发明名称 |
PHASE COMPARATOR CIRCUIT |
摘要 |
To provide a phase detector circuit that prevents a significant loss of lock during input of CIDs (Consecutive Identical Digits) and have a high linearity of a phase to voltage conversion characteristic around phase-locked point in an operation of comparing phases of random NRZ signals in a phase . By using the phase detector circuit having a circuit configuration represented by a formula (1) or (2), for example, a circuit configuration shown in FIG. 11, a capability as the PLL circuit of preventing the significant loss of lock can be realized. In addition, since a duty cycle of a pulse appearing at an output terminal 3 of a multiplier circuit 62 approaches 50% as a phase-locked state is approached, a distortion in the phase to voltage conversion characteristic does not appear, and the high linearity of the phase to voltage conversion characteristic around phase-locked point can be realized. <IMAGE> |
申请公布号 |
EP1233568(A4) |
申请公布日期 |
2006.02.01 |
申请号 |
EP20010974775 |
申请日期 |
2001.10.11 |
申请人 |
NTT ELECTRONICS CORPORATION |
发明人 |
TAKEO, YASUHITO,;TOBAYASHI, MASATOSHI,;HIROSE, MASAKI;AKAZAWA, YUKIO |
分类号 |
H03D13/00;H03L7/085;H04L7/033 |
主分类号 |
H03D13/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|