发明名称 |
Multiplier circuit with offset compensation and quadricorrelator |
摘要 |
A multiplier circuit has an analog multiplier with two signal inputs. A respective switching device is connected to each one of the two signal inputs of the analog multiplier for periodically reversing the polarity of the input voltages. A clock signal that can be fed to the switching devices has a changeover frequency that is preferably greater than or equal to twice the useful signal frequency. This suppresses offset-governed crosstalk of the input signals to the output of the analog multiplier. This principle can also be employed in quadricorrelators.
|
申请公布号 |
US6992510(B2) |
申请公布日期 |
2006.01.31 |
申请号 |
US20010917557 |
申请日期 |
2001.07.27 |
申请人 |
INFINEON TECHNOLOGIES AG |
发明人 |
WAGNER ELMAR |
分类号 |
H03B21/00;G06F7/44;G06G7/161;G06G7/19;H03B19/00 |
主分类号 |
H03B21/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|