发明名称 REDUCTION INTERPOLATION CIRCUIT AND REDUCTION INTERPOLATION METHOD
摘要 <p><P>PROBLEM TO BE SOLVED: To provide a technology capable of applying reduction interpolation processing with high accuracy to an image signal for expressing a color image with a plurality of pixels each including single color information. <P>SOLUTION: A circuit 5 for applying LV/RV reduction interpolation to an image signal of the RGB Bayer arrangement separates the input signal into four signal systems R, G, G, B, which are stored in a register 53. A horizontal direction counter 55H stores a count cntH to which a value LV is added every time a pixel is received. In the case that an odd order number of pixel (e.g., an R signal) is received and the count cntH reaches a value 2RV or over, a cntH-2RV is outputted as an interpolation rate h_RT and the interpolation is carried out by a ratio of h_RT: 2LV-h_RT. Further, in the case that an even order number of pixel (e.g., a G signal) is received and the count cntH reaches a value RV or over, a cntH-RV is outputted as an interpolation rate h_RT and the interpolation is carried out by a ratio of h_RT: 2LV-h_RT. <P>COPYRIGHT: (C)2006,JPO&NCIPI</p>
申请公布号 JP2006024998(A) 申请公布日期 2006.01.26
申请号 JP20040199232 申请日期 2004.07.06
申请人 MEGACHIPS LSI SOLUTIONS INC 发明人 KOBAYASHI ATSUSHI;MORI TAKASHI
分类号 H04N1/393;G06T1/00;G06T3/40;H04N1/46;H04N1/60;H04N5/232;H04N9/07;H04N101/00 主分类号 H04N1/393
代理机构 代理人
主权项
地址