发明名称 |
Wordline boost circuit for DRAM |
摘要 |
<p>A boost voltage generator (14) generates a boost voltage (VPP) as a high-level voltage of word lines (WL). First word decoders (WDEC) output a low-level voltage or the high-level voltage according to a first address signal in an active period, and output the high-level voltage in a standby period. A switch circuit (26) connects a high-level voltage line for supplying the high-level voltage to the first word decoders (WDEC), with a boost voltage line in the active period, and connects the same with an internal voltage line in the standby period. The internal voltage line is supplied with a voltage lower than the boost voltage (VPP). Word drivers (WDRV) supply the boost voltage (VPP) to the word lines (WL) when the gates of their transistors receive the low-level voltage from the first word decoders (WDEC), and output the low-level voltage to the word lines (WL) when the gates thereof receive the high-level voltage from the first word decoders (WDEC).
</p> |
申请公布号 |
EP1528572(A3) |
申请公布日期 |
2006.01.25 |
申请号 |
EP20040292578 |
申请日期 |
2004.10.29 |
申请人 |
FUJITSU LIMITED |
发明人 |
KOBAYASHI, HIROYUKI;KANDA, TATSUYA |
分类号 |
G11C11/407;G11C11/408;G11C8/08;G11C11/403;G11C11/406 |
主分类号 |
G11C11/407 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|