| 摘要 |
<p>A serial data transfer method utilizing one clock line and one serial data line. The method transfers a sequence of serial data bits on the serial data line, with each bit synchronized with a rise of a clock signal on the clock line. A chip enablement signal is placed within a particular data bit in synchronism with a particular fall of the clock signal associated with the particular data bit to determine the range of the serial data based on the bit position of the chip enablement signal. A further data identification flag bit is placed in the data bit that follows the chip enablement signal to indicate whether the serial data constitute a command code or write data. Thus, the data transfer method of the invention provides a simple and efficient serial data transfer method by minimizing control bits in accordance with the invention, using only two signal lines as in IIC data transfer methods.
</p> |
