发明名称 Network switching architecture with fast filtering processor
摘要 A network switch for network communications includes a first data port interface supporting a plurality of data ports transmitting and receiving data at a first data rate. A second data port interface supports a plurality of data ports transmitting and receiving data at a second data rate. A CPU interface is configured to communicate with a CPU, and an internal memory communicates with the first data port interface and the second data port interface. A memory management unit is provided, including an external memory interface, for communicating data from at least one of the first data port interface and the second data port interface and an external memory. A communication channel is provided, for communicating data and messaging information between the first data port interface, the second data port interface, the internal memory, and the memory management unit. One data port interface of the first data port interface and the second data port interface includes a fast filtering process, with the fast filtering processor filtering packets coming into the one data port interface. Selective filter action is taken based upon a filtering result.
申请公布号 US2006007859(A1) 申请公布日期 2006.01.12
申请号 US20050219663 申请日期 2005.09.07
申请人 BROADCOM CORPORATION 发明人 KADAMBI SHIRI;AMBE SHEKHAR
分类号 H04L12/28;G06F17/30;H04L12/18;H04L12/42;H04L12/46;H04L12/50;H04L12/56;H04L29/06;H04L29/08 主分类号 H04L12/28
代理机构 代理人
主权项
地址