摘要 |
Plastic encapsulated semiconductor devices having elevated topographical features on the chip mount pad to control the extent of delamination at the plastic to substrate interface, thereby allowing reliable down bond sites to be formed on the top surface of the chip mount pad which may serve as a ground plane. The cost effective invention is applicable to a variety of semiconductor packages, including both leaded and non-leaded types for high frequency circuits.
|