发明名称 Multistage equalizer
摘要 <p>A multistage equalizer filter is presented that, in case of overcompensation leads to an acceptable low level of additional jitter. It has non-saturating data-nodes and output nodes in each of the amplifying compensation stages (21a, 21b, 21c, 21d), even in the envisaged situations of overcompensation where acceptable additional jitter is specified. Up to an upper data frequency, the transfer function of each of the amplifying compensation stages (21a, 21b, 21c, 21d) is increasing at least for the last frequency decade. A special embodiment for implementing these conditions uses replica biasing allowing process variations and temperature variations to be taken into account. An auto-gain structure increases the robustness even further, and especially an auto-gain function driving the gain of all amplifying compensation stages (21a, 21b, 21c, 21d) in parallel is advised to be implemented. In this way, several types of equalizer filters can be designed, including fixed, programmable and self-adaptive ones, featuring the tuning tolerance due to allowed overcompensation.</p>
申请公布号 EP1615351(A1) 申请公布日期 2006.01.11
申请号 EP20040447173 申请日期 2004.07.09
申请人 VRIJE UNIVERSITEIT BRUSSEL 发明人 KUIJK, MAARTEN;MAILLARD, XAVIER
分类号 H04B3/14 主分类号 H04B3/14
代理机构 代理人
主权项
地址