发明名称 Integrated memory circuit having a redundancy circuit and a method for replacing a memory area
摘要 An integrated memory circuit having a redundancy circuit for replacing a memory area having an address by a redundant memory area assigned to the redundancy circuit and method for replacing a memory area. In one embodiment, the redundancy circuit comprises one or more fuse storage elements in which the address of the memory area which is to be replaced by the redundant memory area can be set, wherein, for the purpose of setting the address, each of the fuse storage elements may be set to a first state by the respective fuse storage element being left unchanged and set to a second state by the respective fuse storage element being permanently changed, an activation fuse storage element for activating the address stored in the fuse storage elements for replacing the memory area with the redundant memory area, and a deactivation storage element for permitting or preventing replacement of the memory area having the address by the redundant memory area, wherein the deactivation storage element is connected to the fuse storage elements in such a way as to prevent replacement of the memory area if each of the fuse storage elements has been permanently changed and set to the second state.
申请公布号 US6985390(B2) 申请公布日期 2006.01.10
申请号 US20040831466 申请日期 2004.04.23
申请人 INFINEON TECHNOLOGIES AG 发明人 BEER PETER
分类号 G11C29/00;G11C7/00;G11C11/401 主分类号 G11C29/00
代理机构 代理人
主权项
地址