发明名称 Read enable generator for a turbo decoder deinterleaved symbol memory
摘要 The present invention concerns an apparatus comprising a first circuit, a second circuit and a third circuit. The first circuit may be configured to read a data signal in response to a read enable signal. The second circuit may be configured to generate the read enable signal. The third circuit may be configured to present the data signal in response to a first state of the read enable signal and present a predetermined value in response to a second state of the read enable signal.
申请公布号 US2005289432(A1) 申请公布日期 2005.12.29
申请号 US20040877304 申请日期 2004.06.25
申请人 VIA TELECOM CO., LTD. 发明人 SAADO ALON;SHEN QIANG
分类号 H03M13/03;H03M13/27;(IPC1-7):H03M13/03 主分类号 H03M13/03
代理机构 代理人
主权项
地址