发明名称 Method of manufacturing a semiconductor wafer device having separated conductive patterns in peripheral area
摘要 A method of manufacturing a semiconductor wafer device, includes the steps of: (a) forming lower wiring patterns over a semiconductor wafer, the lower wiring patterns being connected to semiconductor elements in a circuit area; (b) forming an interlevel insulating film with a planarized surface over the semiconductor wafer, covering the lower wiring patterns and having a planarized surface; and (c) forming via conductors connected to the lower wiring patterns and wiring patterns disposed on the via conductors in the circuit area and conductor patterns corresponding to the wiring patterns in a peripheral area other than the circuit area, by embedding the via conductors, wiring patterns and conductor patterns in the interlevel insulating film, the conductive patterns being electrically isolated. The method can form a desired wiring structure and can prevent an increase of the percentage of defective devices in an effective wafer area.
申请公布号 US2005285271(A1) 申请公布日期 2005.12.29
申请号 US20050175314 申请日期 2005.07.07
申请人 FUJITSU LIMITED 发明人 WATANABE KENICHI
分类号 H01L21/28;H01L21/3205;H01L21/768;H01L23/522;H01L23/528;H01L23/532;(IPC1-7):H01L21/476;H01L23/48 主分类号 H01L21/28
代理机构 代理人
主权项
地址