发明名称 Memory bus termination with memory unit having termination control
摘要 Methods and apparatus for a memory system using line termination circuits in each memory unit (e.g., integrated circuit memory device) are disclosed. The memory unit contains termination control logic that sets the state of a controllable termination circuit to control reflections on the data bus. The termination control logic determines the proper state for the termination circuit from the state of its memory unit, and in some cases, from the approximate state of the data bus as gleaned from commands decoded from the command/address bus. A termination configuration register on the unit can be used to define the appropriate termination state for each unit state and/or data bus state.
申请公布号 US6981089(B2) 申请公布日期 2005.12.27
申请号 US20010037436 申请日期 2001.12.31
申请人 INTEL CORPORATION 发明人 DODD JAMES M.;KHANDEKAR NARENDRA S.
分类号 G06F13/40;(IPC1-7):G06F13/36 主分类号 G06F13/40
代理机构 代理人
主权项
地址