发明名称 Reset circuit
摘要 <p>A reset circuit includes a power supply detection circuit, a power-down detection circuit, and an output circuit. The power supply detection circuit outputs a first signal when a first voltage according to a power supply voltage is higher than a first threshold and outputting a second signal when the first voltage is lower than the first threshold during power-on and power-down. The power-down detection circuit outputs a third signal when a second voltage according to the power supply voltage becomes lower than a second threshold after the second signal is outputted during power-down. The output circuit outputs a power-on reset signal which changes from low to high when the first signal is outputted during power-on and outputs a power-down reset signal which changes from low to high when the third signal is outputted during power-down.</p>
申请公布号 EP1608067(A2) 申请公布日期 2005.12.21
申请号 EP20040028059 申请日期 2004.11.25
申请人 FUJITSU LIMITED 发明人 SUZUKI, HIDEAKI;YAMAZAKI, HIROKAZU
分类号 H03K17/22;H03K3/356;(IPC1-7):H03K17/22 主分类号 H03K17/22
代理机构 代理人
主权项
地址