发明名称 Automatic circuit design method with a cell library providing transistor size information
摘要 A simple, approximate power optimization in connection with automatic large scale circuit design using a cell library is provided. The cell library of the present invention provides active region information for each cell, and preferably also provides conventional parameters such as cell physical area and cell performance information. Typically, several cells having differing parameters correspond to each cell function provided by the library. A cost function is defined which depends on active region information, and can also depend on physical area and performance. A cell design including cells selected from the library is optimized by substitution of functionally equivalent cells from the library to minimize the cost function. Minimization of active region area provides a simple way to approximately minimize power consumption. Optionally, a second optimization can be performed with a higher fidelity power model using the approximately power-minimized design as a starting point.
申请公布号 US2005278660(A1) 申请公布日期 2005.12.15
申请号 US20040856732 申请日期 2004.05.27
申请人 ZHANG XIAONAN;WANG MICHAEL X 发明人 ZHANG XIAONAN;WANG MICHAEL X.
分类号 G06F9/455;G06F17/50;(IPC1-7):G06F17/50 主分类号 G06F9/455
代理机构 代理人
主权项
地址