Information processing apparatus featuring a multi-subsystem wireless bus architecture

摘要

An information processing apparatus is disclosed including a processor subsystem that is shared among other subsystems via a wireless bus architecture. In one embodiment, the disclosed technology enables an information throughput improvement at the information bottleneck that can form at the processor as it attempts to communicate with subsystems.