发明名称 Warp processor for dynamic hardware/software partitioning
摘要 A warp processor includes a microprocessor, profiler, dynamic partitioning module, and warp configurable logic architecture. The warp processor initially executes a binary for an application entirely on the microprocessor, the profiler monitors the execution of the binary to detect its critical code regions, and the dynamic partitioning module partitions the binary into critical and non-critical code regions, re-implements the critical code regions in the configurable logic, and then transforms the binary so that it accesses the configurable logic rather than execute the critical code regions.
申请公布号 US2005278714(A1) 申请公布日期 2005.12.15
申请号 US20040856062 申请日期 2004.05.28
申请人 VAHID FRANK;LYSECKY ROMAN L;STITT GREGORY M 发明人 VAHID FRANK;LYSECKY ROMAN L.;STITT GREGORY M.
分类号 G06F7/38;(IPC1-7):G06F7/38 主分类号 G06F7/38
代理机构 代理人
主权项
地址