发明名称 |
Insertion of embedded test in RTL to GDSII flow |
摘要 |
A method of designing a scan testable integrated circuit with embedded test objects for use in scan testing the circuit, comprises compiling a register-transfer level (RTL) circuit description of the circuit into an unmapped circuit description; extracting information from the unmapped circuit description for use in generating and inserting RTL descriptions of test objects into the RTL circuit description and for use in generating and inserting scan chains into the circuit; generating and inserting the RTL descriptions of the test objects into the RTL circuit description to produce a modified RTL circuit description; storing the modified RTL circuit description; synthesizing the modified RTL description into a gate level circuit description of the circuit; and constructing and inserting scan chains into the gate level circuit description according to information extracted from the unmapped circuit description.
|
申请公布号 |
US2005273683(A1) |
申请公布日期 |
2005.12.08 |
申请号 |
US20050144764 |
申请日期 |
2005.06.06 |
申请人 |
LOGICVISION, INC. |
发明人 |
COTE JEAN-FRANCOIS;NADEAU-DOSTIE BENOIT;MAAMARI FADI |
分类号 |
G01R31/28;G01R31/3185;G06F17/50;(IPC1-7):G01R31/28 |
主分类号 |
G01R31/28 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|