摘要 |
A ferroelectric memory device is disclosed, which includes a memory cell array which is formed of a matrix layout of memory cells each having a transistor with its gate connected to a word line and a ferroelectric capacitor having one end connected to a bit line and the other end connected to a plate line, a plate-line drive circuit for driving the plate line, a word-line drive circuit for driving the word line, and a sense amplifier connected to the bitline for detecting and amplifying memory cell data. At least one of the plateline drive circuit and said wordline drive circuit has a pullup circuit operable to potentially raise or boost an output terminal of this at least one circuit from a low level up to a high level and a pulldown circuit for letting the output terminal potentially drop from the high level down to the low level. At least one of the pullup and pulldown circuits is arranged to be variable in driving ability or "drivability" during its driving operation.
|