| 摘要 |
In a memory cell array in a hierarchical bit line mode in which sub-arrays in a virtual ground line mode are arranged in a column direction, data is read out at high speed, preventing fluctuation in wiring capacity of a main bit line. In each sub-array, one of a source electrode or a drain electrode in each of the memory cells in the same column is connected to a common first bit line, and the other thereof is connected to a second bit line. The first bit lines of one half of the sub-arrays positioned in the same column are connected to the first main bit line through selection transistors and the second bit lines thereof are connected to the second main bit line through selection transistors, and the first bit lines of the other half of the sub-arrays positioned in the same column are connected to the second main bit line through selection transistors and the second bit lines thereof are connected to the first main bit line through selection transistors.
|
