发明名称 |
Source lines for NAND memory devices |
摘要 |
Methods and apparatus are provided. A NAND memory device has a source line connected to two or more columns of serially-connected floating-gate transistors. The source line includes a first conductive layer formed on a substrate and coupled to source select gates associated with the two or more columns of serially-connected floating-gate transistors. The source line also includes a second conductive layer formed on the first conductive layer, where the second layer has a greater electrical conductivity than the first conductive layer.
|
申请公布号 |
US2005266678(A1) |
申请公布日期 |
2005.12.01 |
申请号 |
US20040855844 |
申请日期 |
2004.05.27 |
申请人 |
|
发明人 |
HELM MARK A.;LINDSAY ROGER W. |
分类号 |
G11C16/04;H01L21/336;H01L21/4763;H01L21/768;H01L21/8238;H01L21/8247;H01L27/115;H01L29/00;(IPC1-7):H01L21/823;H01L21/476 |
主分类号 |
G11C16/04 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|