发明名称 Techniques for reticle layout to modify wafer test structure area
摘要 Techniques are provided for forming die on wafers with large area test structures between primary die. A reticle is used to pattern each die. The pattern on the reticle forms a primary die and test structures in scribelines that abut edges of the die. A reticle can be used to form additional test structures that are separated from the primary die. A gap is formed between the additional test structures and the primary die in each exposure. In subsequent exposures, test structures for adjacent die are formed in the gaps between the previously formed primary die and their additional test structures. These techniques are used to provide larger test structure area between each primary die. A blade can be used to block portions of the reticle that form the additional test structures. The reticle can then be used to pattern die with smaller test structures during high volume chip production.
申请公布号 US6967111(B1) 申请公布日期 2005.11.22
申请号 US20030653007 申请日期 2003.08.28
申请人 ALTERA CORPORATION 发明人 HATA WILLIAM Y.
分类号 H01L21/66;H01L23/58;(IPC1-7):H01L21/66 主分类号 H01L21/66
代理机构 代理人
主权项
地址