发明名称 NOISE CANCELING CIRCUIT
摘要 PROBLEM TO BE SOLVED: To provide a noise canceling circuit capable of suppressing power supply noise generated owing to a change point of a data signal even when the data signal is made fast. SOLUTION: The noise cancel circuit is equipped with an output buffer 20 which outputs a 1st binary signal capable of varying in synchronism with a clock signal 26 and an output buffer 21 which varies and outputs a 2nd binary signal when the 1st binary signal does not vary in the timing or outputs the 2nd binary signal without varying it when the 1st binary signal varies in the timing. Further, output circuits of the output buffers 20 and 21 are the same, have their power sources VDD and grounds GND made common, and are each equipped with a capacitor 24 which absorbs noise between the power source and ground. COPYRIGHT: (C)2006,JPO&NCIPI
申请公布号 JP2005318264(A) 申请公布日期 2005.11.10
申请号 JP20040133614 申请日期 2004.04.28
申请人 NEC ELECTRONICS CORP 发明人 MITSUISHI MASASHI
分类号 H03K17/16;H03K19/003;H03K19/0175;(IPC1-7):H03K19/017 主分类号 H03K17/16
代理机构 代理人
主权项
地址