摘要 |
An instruction-programmable processor, such as a digital signal processor, having a level one program cache memory and instruction buffer subsystem, is disclosed. The subsystem includes a loop cache subsystem that includes a branch cache register file for storing instruction opcodes corresponding to a sequence of fetch addresses beginning with a base address. If the fetch address issued by the instruction fetch unit is a hit relative to the loop cache subsystem loop cache control logic disables reads from program data RAM in favor of accesses to the branch cache register file. The branch cache register file can be loaded with opcodes beginning with each backward branch that is a miss relative to the branch cache register file and can be loaded with opcodes beginning with backward branches that are a miss relative to the branch cache register file and that have been executed twice in succession.
|