摘要 |
A system for clearing and programming the memory of an FPGA IC, when the IC is comprised of a plurality of cores. The system clears the memory of the of cores. The system then sequentially verifies completion of clearing memory of each core. The system then provides a programming ready signal to all cores when the memory of a last core has has been cleared. The system then sends the bitstream data to a first core. After the first core is programmed, the balance of the bitstream data is sent to a next core. This process is repeated until all of the cores are programmed.
|