发明名称 Intelligent probe card architecture
摘要 A probe card for a wafer test system is provided with a number of on board features enabling fan out of a test system controller channel to test multiple DUTs on a wafer, while limiting undesirable effects of fan out on test results. On board features of the probe card include one or more of the following: (a) DUT signal isolation provided by placing resistors in series with each DUT input to isolate failed DUTs; (b) DUT power isolation provided by switches, current limiters, or regulators in series with each DUT power pin to isolate the power supply from failed DUTs; (c) self test provided using an on board micro-controller or FPGA; (d) stacked daughter cards provided as part of the probe card to accommodate the additional on board test circuitry; and (e) use of a interface bus between a base PCB and daughter cards of the probe card, or the test system controller to minimize the number of interface wires between the base PCB and daughter cards or between the base PCB and the test system controller.
申请公布号 US2005237073(A1) 申请公布日期 2005.10.27
申请号 US20040828755 申请日期 2004.04.21
申请人 FORMFACTOR, INC. 发明人 MILLER CHARLES A.;CHRAFT MATTHEW E.;HENSON ROY J.
分类号 G01R1/073;G01R1/36;G01R31/02;G01R31/28;G01R31/319;G01R35/00;(IPC1-7):G01R31/02 主分类号 G01R1/073
代理机构 代理人
主权项
地址