发明名称 High-speed decoder for a multi-pair gigabit transceiver
摘要 A method and a system for providing an input signal from a multiple decision feedback equalizer to a decoder based on a tail value and a subset of coefficient values received from a decision-feedback equalizer. A set of pre-computed values based on the subset of coefficient values is generated. Each of the pre-computed values is combined with the tail value to generate a tentative sample. One of the tentative samples is selected as the input signal to the decoder. In one aspect of the system, tentative samples are saturated and then stored in a set of registers before being outputted to a multiplexer which selects one of the tentative samples as the input signal to the decoder. This operation of storing the tentative samples in the registers before providing the tentative samples to the multiplexer facilitates high-speed operation by breaking up a critical path of computations into substantially balanced first and second portions, the first portion including computations in the decision-feedback equalizer and the multiple decision feedback equalizer, the second portion including computations in the decoder.
申请公布号 US6959038(B2) 申请公布日期 2005.10.25
申请号 US20010794309 申请日期 2001.02.27
申请人 BROADCOM CORPORATION 发明人 AGAZZI OSCAR E.;KRUSE DAVID;ABNOUS ARTHUR;HATAMIAN MEHDI
分类号 G01R31/30;G01R31/317;G01R31/3185;H04B3/23;H04B3/32;H04L1/00;H04L1/24;H04L7/02;H04L7/033;H04L25/03;H04L25/06;H04L25/14;H04L25/49;H04L25/497;(IPC1-7):H03H7/30 主分类号 G01R31/30
代理机构 代理人
主权项
地址
您可能感兴趣的专利