发明名称 DATA PROCESSING APPARATUS AND PROGRAM
摘要 <P>PROBLEM TO BE SOLVED: To reduce the processing time by avoiding the number of processing times required for detecting a flag from being affected by the arrangement of a bit stream in an input queue. <P>SOLUTION: A 0 deletion and flag detection section 21 reads data stored in an input queue storage section 21b to a buffer memory 21c in the unit of 8 bits, searches a 0 deletion and flag detection table 21e to carry out flag detection and 0 deletion processings. Since a prescribed number of bit streams selected from the input queue is processed independently of the arrangement of the bit streams, the number of processing times up to detection of a start flag and the number of processing times from the detection of a flag until detection of a succeeding flag is independent of the arrangement of the bit streams in the input queue read from the input queue storage section 21b. <P>COPYRIGHT: (C)2006,JPO&NCIPI
申请公布号 JP2005295208(A) 申请公布日期 2005.10.20
申请号 JP20040107472 申请日期 2004.03.31
申请人 SAXA INC 发明人 KURODA KOJI
分类号 H04L7/08 主分类号 H04L7/08
代理机构 代理人
主权项
地址