| 摘要 |
A display control circuit incorporating a RAM in which display data is stored, comprises an oscillation circuit which oscillates a reference clock to define a transfer period in which the display data is transferred from the RAM to a display and a counter circuit which counts the number of the reference clocks, and the transfer period is determined by the number of counts of the reference clocks by the counter circuit. In addition, the oscillation circuit starts oscillation when a transfer request of the display data is generated while the oscillation is stopped, and stops the oscillation when an access request from the CPU is generated during the oscillation, and resumes the oscillation when the access request is stopped.
|
