Write circuit of the Double Data Rate Synchronous DRAM,申请号KR20030100162-传众专利搜索

首页产品黄页商标征信

会员服务注册登录

法人/股东/高管

发明名称	Write circuit of the Double Data Rate Synchronous DRAM
摘要
申请公布号	KR100521049(B1)	申请公布日期	2005.10.11
申请号	KR20030100162	申请日期	2003.12.30
申请人		发明人
分类号	G11C11/40;G11C7/10;G11C8/00;(IPC1-7):G11C11/40	主分类号	G11C11/40
代理机构		代理人
主权项
地址

您可能感兴趣的专利

Method and apparatus for substantially constant pressure injection molding of thinwall parts

Neurostimulation system with means for preventing a stimulation exceeding limit

Method and apparatus for suspending duct by inserted corner members

Gene for increasing plant weight and method for using the same

Bioactive agrichemical compositions and use thereof

Architectures for multi-electrode implantable stimulator devices having minimal numbers of decoupling capacitors

Viscoelastic applicator for IOL insertion apparatus

LIGHTING FIXTURE

Downhole fluid flow control system and method having dynamic response to local well conditions

Ophthalmic endoillumination using fiber generated light

Apparatuses, systems and methods for locking lift cords used to lift architectural opening coverings

Apomictic soybean plants and methods for producing

Metered dosage dispenser closure for powders

Pulsed-laser beam detector with improved sun and temperature compensation

Coupling and decoupling method and device for in-boom furling boom sails

Use of low temperature and/or low pH in cell culture

Devices, systems, and methods using magnetic force systems in the upper airway

Recycled plastic composition