摘要 |
A memory controller which can freely set parameters without a significant increase in circuit scale. Selection information and addition information applied from a CPU as a data signal are held in a register. The selection information is commonly applied to a plurality of selectors as a selection signal, while the addition information is commonly applied to a plurality of adders as an addition value VA. Each of the selectors selects one from a plurality of input data in accordance with the select signal. The addition value is added to data output from the respective selectors in adders associated therewith, and the state machine is applied with the values of the addition results as parameters, i.e., an address setup value, an assert pulse width, and a data off value, respectively.
|