| 摘要 |
A rake architecture for a frequency division duplex FDD and use also in TDD and TD-SCDMA type communications system, designed to significantly reduce the memory capacity required and thereby also reduce an area on the die of an application specific integrated circuit ASIC into which the memory is integrated. A single circular buffer (60), preferably of the shared memory type is shared by all of the rake fingers (RAKE FINGERS 1, 2, 3, 4, 5 and 6) of a rake receiver to significantly reduce the hardware and software required to time align multipath signals (DATA IN) received by a UE from a base station. The unique time alignment technique also reduces the number of code generators (62,64 and 66) required to track a plurality (typically three) of base stations. |
