Method and apparatus of controlling memory device

摘要

An address decoder 10 decodes an address signal 20 to generate access signals 22, 24 . An OR circuit implements a logical OR of the signals 22, 24 to generate a chip enable signal. An address generation circuit 14 generates an address signal 28 to access the RAM in ascending order from a head address based upon the signal 20 . An address inversion circuit 16 inverts and outputs each bit of the signal 28 when the signal 24 is "1" or outputs the address signal without inversion when the signal 24 is "0." When the chip enable signal is "1," the RAM performs reading/writing data according to an address signal 30 from the inversion circuit.