发明名称 |
Electrically word-erasable non-volatile memory device, and biasing method thereof |
摘要 |
A memory device formed by an array of memory cells extending in rows and columns. The device is formed by a plurality of N-type wells extending parallel to the rows; each N-type well houses a plurality of P-type wells extending in a direction transverse to the rows. A plurality of main bitlines extend along the columns. Each P-type well is associated to a set of local bitlines that extend along the respective P-type well and are coupled to the drain terminals of the cells accommodated in the respective P-type well. Local-bitlines managing circuits are provided for each P-type well and are located between the main bitlines and a respective set of local bitlines for controllably connecting each local bitline to a respective main bitline.
|
申请公布号 |
US2005195654(A1) |
申请公布日期 |
2005.09.08 |
申请号 |
US20050067478 |
申请日期 |
2005.02.25 |
申请人 |
STMICROELECTRONICS S.R.I. |
发明人 |
CONTE ANTONINO;MICCICHE MARIO;DI MARTINO ALBERTO J.;SIGNORELLO ALFREDO |
分类号 |
G11C11/34;G11C16/16;G11C16/24;G11C16/34;(IPC1-7):G11C11/34 |
主分类号 |
G11C11/34 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|