发明名称 |
Delay time verifying method with less processing load |
摘要 |
In a method of verifying a delay time of a target circuit section, a first determination of a shortest of short delay times of each of components of the target circuit section in two or more temperature conditions is carried out. A second determination of a longest one of long delay times of each of the components of the target circuit section in two or more temperature conditions is carried out. Then, a first summation of the shortest delay times of the components is calculated and a second summation of the longest delay times of the components is calculated. Then, whether each of the first and second summations satisfy a predetermined timing constraint is verified.
|
申请公布号 |
US2005190702(A1) |
申请公布日期 |
2005.09.01 |
申请号 |
US20050059311 |
申请日期 |
2005.02.17 |
申请人 |
NEC ELECTRONICS CORPORATION |
发明人 |
YAMAMOTO HIROSHI;KASHIWAGI YOSHIKI |
分类号 |
G06F17/50;H01L21/82;H04L12/26;(IPC1-7):H04L12/26 |
主分类号 |
G06F17/50 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|