发明名称 |
Microprocessor and method for executing high-level instructions |
摘要 |
<p>A microprocessor capable of executing a process instruction having at least one RISC type instruction is constructed to include an instruction decoding section for decoding a microcode including information which indicates transfer contents of input and output data and address information which indicates a storage location of the process instruction, a data reading section for reading input data corresponding to the information which indicates the transfer contents of the input and output data decoded by the instruction decoding section and reading the process instruction corresponding to the address information, and an operation process executing section for implementing one or a plurality of operation unit resources capable of executing an operation process according to the input data read by the data reading section and the process instruction. <IMAGE></p> |
申请公布号 |
EP0942358(B1) |
申请公布日期 |
2005.08.31 |
申请号 |
EP19990301759 |
申请日期 |
1999.03.09 |
申请人 |
FUJITSU LIMITED |
发明人 |
TANAKA, RITSUKO;TSURUTA, TORU;NOMURA, YUJI;IWASAKI, NOBUYUKI |
分类号 |
G06F9/38;G06F9/22;G06F9/318;(IPC1-7):G06F9/30;G06F9/302 |
主分类号 |
G06F9/38 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|